The gate-drain capacitance of a power DMOS transistor was measured under high current conditions of up to 250 A. Depending on V GS a strong nonlinear characteristic was observed. Using the measured capacitance data the characteristics of the inner MOS transistor and the epi region have been determined separately for parameterisation and modelling.
Introduction
The characteristic of the gate-drain capacitance has, due to the Miller -e ect the most signi cant in uence on the transient behaviour of power DMOS transistors.
This capacitance is normally speci ed in data sheets without current o w. To our knowledge, it is not yet known how this capacitance behaves under high current. The reason for this is that this cannot easily be determined because of thermal overload and destruction of the device. To avoid this, a circuit has been designed to signi cantly reduce self-heating.
Measurement of the Gate Drain Capacitance at High Current Flow
The basic idea is to apply a constant gate voltage V GS and a saw-tooth drain voltage V DS t to the device and measuring the gate current I G t As is obvious by the slight decrease in current, self-heating was not completely avoided. 
Seperation of MOS and Epi Characteristics
The capacitance C GG is de ned by
In general the gate current can be described as the displacement current through the gate oxide 
